NXP Semiconductors P89LPC9321 UM10310 User manual

UM10310

P89LPC9321 User manual

Rev. 01 — 1 December 2008 User manual

Document information

Info Content

Keywords P89LPC9321

Abstract Technical information for the P89LPC9321 device

User manual Rev. 01 — 1 December 2008 2 of 139

Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: [email protected]

NXP Semiconductors UM10310

P89LPC9321 User manual

Revision history

Rev Date Description

01 20081201 Initial version.

User manual Rev. 01 — 1 December 2008 3 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

1. Introduction

The P89LPC9321 is a single-chip microcontroller designed for applications demanding

high-integration, low cost solutions over a wide range of performance requirements. The

P89LPC9321 is based on a high performance processor architecture that executes

instructions in two to four clocks, six times the rate of standard 80C51 devices. Many

system-level functions have been incorporated into the P89LPC9321 in order to reduce

component count, board space, and system cost.

1.1 Pin configuration

Fig 1. TSSOP28 pin configuration

P89LPC9321FDH

002aae104

P2.0/ICB

P2.1/OCD

P0.0/CMP2/KBI0

P1.7/OCC

P1.6/OCB

P1.5/RST

VSS

P3.1/XTAL1

P3.0/XTAL2/CLKOUT

P1.4/INT1

P1.3/INT0/SDA

P1.2/T0/SCL

P2.2/MOSI

P2.3/MISO

P2.7/ICA

P2.6/OCA

P0.1/CIN2B/KBI1

P0.2/CIN2A/KBI2

P0.3/CIN1B/KBI3

P0.4/CIN1A/KBI4

P0.5/CMPREF/KBI5

VDD

P0.6/CMP1/KBI6

P0.7/T1/KBI7

P1.0/TXD

P1.1/RXD

P2.5/SPICLK

P2.4/SS

User manual Rev. 01 — 1 December 2008 4 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

Fig 2. PLCC28 pin configuration

Fig 3. DIP28 pin configuration

P89LPC9321FA

002aae105

P1.6/OCB

P1.5/RST

VSS

P3.1/XTAL1

P3.0/XTAL2/CLKOUT

P1.4/INT1

P1.3/INT0/SDA

P1.7/OCC

P0.0/CMP2/KBI0

P2.1/OCD

P2.0/ICB

P2.7/ICA

P2.6/OCA

P0.1/CIN2B/KBI1

P0.2/CIN2A/KBI2

P0.3/CIN1B/KBI3

P0.4/CIN1A/KBI4

P0.5/CMPREF/KBI5

VDD

P0.6/CMP1/KBI6

P0.7/T1/KBI7

P1.2/T0/SCL

P2.2/MOSI

P2.3/MISO

P2.4/SS

P2.5/SPICLK

P1.1/RXD

P1.0/TXD

P89LPC9321FN

002aae106

P2.0/ICB

P2.1/OCD

P0.0/CMP2/KBI0

P1.7/OCC

P1.6/OCB

P1.5/RST

VSS

P3.1/XTAL1

P3.0/XTAL2/CLKOUT

P1.4/INT1

P1.3/INT0/SDA

P1.2/T0/SCL

P2.2/MOSI

P2.3/MISO

P2.7/ICA

P2.6/OCA

P0.1/CIN2B/KBI1

P0.2/CIN2A/KBI2

P0.3/CIN1B/KBI3

P0.4/CIN1A/KBI4

P0.5/CMPREF/KBI5

VDD

P0.6/CMP1/KBI6

P0.7/T1/KBI7

P1.0/TXD

P1.1/RXD

P2.5/SPICLK

P2.4/SS

User manual Rev. 01 — 1 December 2008 5 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

1.2 Pin description

Table 1. Pin description

Symbol Pin Type Description

P0.0 to P0.7 I/O Port 0: Port 0 is an 8-bit I/O port with a user-configurable output type. During reset

Port 0 latches are configured in the input only mode with the internal pull-up

disabled. The operation of Port 0 pins as inputs and outputs depends upon the

port configuration selected. Each port pin is configured independently. Refer to

Section 4.1 “Port configurations”for details.

The Keypad Interrupt feature operates with Port 0 pins.

All pins have Schmitt triggered inputs.

Port 0 also provides various special functions as described below:

P0.0/CMP2/ KBI0 3 I/O P0.0 — Port 0 bit 0.

OCMP2 — Comparator 2 output.

IKBI0 — Keyboard input 0.

P0.1/CIN2B/

KBI1 26 I/O P0.1 — Port 0 bit 1.

ICIN2B — Comparator 2 positive input B.

IKBI1 — Keyboard input 1.

P0.2/CIN2A/

KBI2 25 I/O P0.2 — Port 0 bit 2.

ICIN2A — Comparator 2 positive input A.

IKBI2 — Keyboard input 2.

P0.3/CIN1B/

KBI3 24 I/O P0.3 — Port 0 bit 3. High current source.

ICIN1B — Comparator 1 positive input B.

IKBI3 — Keyboard input 3.

P0.4/CIN1A/

KBI4 23 I/O P0.4 — Port 0 bit 4. High current source.

ICIN1A — Comparator 1 positive input A.

IKBI4 — Keyboard input 4.

IAD13 — ADC1 channel 3 analog input.

P0.5/CMPREF/

KBI5 22 I/O P0.5 — Port 0 bit 5. High current source.

ICMPREF — Comparator reference (negative) input.

IKBI5 — Keyboard input 5.

P0.6/CMP1/ KBI6 20 I/O P0.6 — Port 0 bit 6. High current source.

OCMP1 — Comparator 1 output.

IKBI6 — Keyboard input 6.

P0.7/T1/KBI7 19 I/O P0.7 — Port 0 bit 7. High current source.

I/O T1 — Timer/counter 1 external count input or overflow output.

IKBI7 — Keyboard input 7.

P1.0 to P1.7 I/O, I

[1] Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for

three pins as noted below. During reset Port 1 latches are configured in the input

only mode with the internal pull-up disabled. The operation of the configurable

Port 1 pins as inputs and outputs depends upon the port configuration selected.

Each of the configurable port pins are programmed independently. Refer to

Section 4.1 “Port configurations”for details. P1.2 to P1.3 are open drain when

used as outputs. P1.5 is input only.

All pins have Schmitt triggered inputs.

Port 1 also provides various special functions as described below:

User manual Rev. 01 — 1 December 2008 6 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

P1.0/TXD 18 I/O P1.0 — Port 1 bit 0.

OTXD — Transmitter output for serial port.

P1.1/RXD 17 I/O P1.1 — Port 1 bit 1.

IRXD — Receiver input for serial port.

P1.2/T0/SCL 12 I/O P1.2 — Port 1 bit 2 (open-drain when used as output).

I/O T0 — Timer/counter 0 external count input or overflow output (open-drain when

used as output).

I/O SCL — I2C-bus serial clock input/output.

P1.3/INT0/SDA 11 I/O P1.3 — Port 1 bit 3 (open-drain when used as output).

IINT0 — External interrupt 0 input.

I/O SDA — I2C-bus serial data input/output.

P1.4/INT1 10 I/O P1.4 — Port 1 bit 4. High current source.

IINT1 — External interrupt 1 input.

P1.5/RST 6IP1.5 — Port 1 bit 5 (input only).

IRST — External Reset input during power-on or if selected via UCFG1. When

functioning as a reset input, a LOW on this pin resets the microcontroller, causing

I/O ports and peripherals to take on their default states, and the processor begins

execution at address 0. Also used during a power-on sequence to force ISP

mode.

P1.6/OCB 5 I/O P1.6 — Port 1 bit 6. High current source.

OOCB — Output Compare B

P1.7/OCC 4 I/O P1.7 — Port 1 bit 7. High current source.

OOCC — Output Compare C.

P2.0 to P2.7 I/O Port 2: Port 2 is an 8-bit I/O port with a user-configurable output type. During reset

Port 2 latches are configured in the input only mode with the internal pull-up

disabled. The operation of Port 2 pins as inputs and outputs depends upon the

port configuration selected. Each port pin is configured independently. Refer to

Section 4.1 “Port configurations”for details.

All pins have Schmitt triggered inputs.

Port 2 also provides various special functions as described below:

P2.0/ICB 1 I/O P2.0 — Port 2 bit 0.

IICB — Input Capture B.

P2.1/OCD 2 I/O P2.1 — Port 2 bit 1.

OOCD — Output Compare D.

P2.2/MOSI 13 I/O P2.2 — Port 2 bit 2.

I/O MOSI — SPI master out slave in. When configured as master, this pin is output;

when configured as slave, this pin is input.

P2.3/MISO 14 I/O P2.3 — Port 2 bit 3.

I/O MISO — When configured as master, this pin is input, when configured as slave,

this pin is output.

P2.4/SS 15 I/O P2.4 — Port 2 bit 4.

I/O SS — SPI Slave select.

Table 1. Pin description …continued

Symbol Pin Type Description

User manual Rev. 01 — 1 December 2008 7 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

[1] Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

P2.5/SPICLK 16 I/O P2.5 — Port 2 bit 5.

I/O SPICLK — SPI clock. When configured as master, this pin is output; when

configured as slave, this pin is input.

P2.6/OCA 27 I/O P2.6 — Port 2 bit 6.

OOCA — Output Compare A.

P2.7/ICA 28 I/O P2.7 — Port 2 bit 7.

IICA — Input Capture A.

P3.0 to P3.1 I/O Port 3: Port 3 is a 2-bit I/O port with a user-configurable output type. During reset

Port 3 latches are configured in the input only mode with the internal pull-up

disabled. The operation of Port 3 pins as inputs and outputs depends upon the

port configuration selected. Each port pin is configured independently. Refer to

Section 4.1 “Port configurations”for details.

All pins have Schmitt triggered inputs.

Port 3 also provides various special functions as described below:

P3.0/XTAL2/

CLKOUT 9I/OP3.0 — Port 3 bit 0.

OXTAL2 — Output from the oscillator amplifier (when a crystal oscillator option is

selected via the flash configuration.

OCLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6).

It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or

external clock input, except when XTAL1/XTAL2 are used to generate clock

source for the RTC/system timer.

P3.1/XTAL1 8 I/O P3.1 — Port 3 bit 1.

IXTAL1 — Input to the oscillator circuit and internal clock generator circuits (when

selected via the flash configuration). It can be a port pin if internal RC oscillator or

watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not

used to generate the clock for the RTC/system timer.

VSS 7IGround: 0 V reference.

VDD 21 I Power supply: This is the power supply voltage for normal operation as well as

Idle and Power-down modes.

Table 1. Pin description …continued

Symbol Pin Type Description

User manual Rev. 01 — 1 December 2008 8 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

1.3 Functional diagram

Fig 4. Functional diagram

VDD VSS

PORT 0

PORT 3

TXD

RXD

INT0

INT1

RST

SCL

SDA

002aae103

CMP2

CIN2B

CIN2A

CIN1B

CIN1A

CMPREF

CMP1

XTAL2

XTAL1

KBI0

KBI1

KBI2

KBI3

KBI4

KBI5

KBI6

KBI7

MOSI

MISO

SPICLK

PORT 1

PORT 2

P89LPC9321

OCB

OCC

ICB

OCD

OCA

ICA

CLKOUT

User manual Rev. 01 — 1 December 2008 9 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

1.4 Block diagram

Fig 5. Block diagram

ACCELERATED 2-CLOCK 80C51 CPU

8 kB

CODE FLASH

256-BYTE

DATA RAM

PORT 2

CONFIGURABLE I/Os

PORT 1

CONFIGURABLE I/Os

PORT 0

CONFIGURABLE I/Os

KEYPAD

INTERRUPT

PROGRAMMABLE

OSCILLATOR DIVIDER

CPU

clock

CONFIGURABLE

OSCILLATOR

ON-CHIP RC

OSCILLATOR

WITH CLOCK

DOUBLER

internal bus

POWER MONITOR

(POWER-ON RESET,

BROWNOUT RESET)

002aae102

UART

ANALOG

COMPARATORS

512-BYTE

AUXILIARY RAM

I2C-BUS

512-BYTE

DATA EEPROM

PORT 3

CONFIGURABLE I/Os

CCU (CAPTURE/

COMPARE UNIT)

P89LPC9321

WATCHDOG TIMER

AND OSCILLATOR

TIMER 0

TIMER 1

REAL-TIME CLOCK/

SYSTEM TIMER

SPI

P3[1:0]

P2[7:0]

P1[7:0]

P0[7:0]

TXD

RXD

SCL

SDA

CMP2

CIN2B

CIN2A

CMP1

CIN1A

CIN1B

OCA

OCB

OCC

OCD

ICA

ICB

SPICLK

MOSI

MISO

CRYSTAL

RESONATOR XTAL2

XTAL1

User manual Rev. 01 — 1 December 2008 10 of 139

NXP Semiconductors UM10310

P89LPC9321 User manual

1.5 Special function registers

Remark: SFR accesses are restricted in the following ways:

•User must not attempt to access any SFR locations not defined.

•Accesses to any defined SFR locations must be strictly for the functions for the SFRs.

•SFR bits labeled ‘-’, ‘0’ or ‘1’ can only be written and read as follows:

–‘-’ Unless otherwise specified, must be written with ‘0’, but can return any value

when read (even if it was written with ‘0’). It is a reserved bit and may be used in

future derivatives.

–‘0’ must be written with ‘0’, and will return a ‘0’ when read.

–‘1’ must be written with ‘1’, and will return a ‘1’ when read.

Table of contents

Other NXP Semiconductors Microcontroller manuals

NXP Semiconductors

NXP Semiconductors LPC824M201JHI33 User manual

NXP Semiconductors

NXP Semiconductors freescale Kinetis TWR-KV10Z32 User manual

NXP Semiconductors

NXP Semiconductors LPC29 Series User manual

NXP Semiconductors

NXP Semiconductors TWR-K60N512-IAR User manual

NXP Semiconductors

NXP Semiconductors QN9080 User manual

NXP Semiconductors

NXP Semiconductors MPC5606BK User manual

NXP Semiconductors

NXP Semiconductors WPR1500-BUCK User manual

NXP Semiconductors

NXP Semiconductors LPC1769 User manual

NXP Semiconductors

NXP Semiconductors SLN-VIZNLC-IOT-UG User manual

NXP Semiconductors

NXP Semiconductors LPC21 Series User manual

NXP Semiconductors

NXP Semiconductors ColdFire MCF52235 User manual

NXP Semiconductors

NXP Semiconductors UM10883 User manual

NXP Semiconductors

NXP Semiconductors LPC546 Series User manual

NXP Semiconductors

NXP Semiconductors Freescale K22 User manual

NXP Semiconductors

NXP Semiconductors LPC86 Series Guide

NXP Semiconductors

NXP Semiconductors MTRCKTSPS5744P User manual

NXP Semiconductors

NXP Semiconductors PN7462AU User manual

NXP Semiconductors

NXP Semiconductors SE050 Installation and operating instructions

NXP Semiconductors

NXP Semiconductors S12ZVM-EWP User manual

NXP Semiconductors

NXP Semiconductors MPC5777M User guide

NXP Semiconductors

NXP Semiconductors WB10-AT i.MX 8M User manual

NXP Semiconductors

NXP Semiconductors S12VR32EVB User manual

NXP Semiconductors

NXP Semiconductors LPC29 Series User manual

NXP Semiconductors

NXP Semiconductors freescale K30 Series User manual

Popular Microcontroller manuals by other brands

AMS

AMS AS7261 Demo Kit user guide

Novatek

Novatek NT6861 manual

Espressif Systems

Espressif Systems ESP8266 SDK AT Instruction Set

Nuvoton

Nuvoton ISD61S00 ChipCorder Design guide

STMicrolectronics

STMicrolectronics ST7 Assembler Linker user manual

Texas Instruments

Texas Instruments Chipcon CC2420DK user manual

Lantronix

Lantronix Intrinsyc Open-Q 865XR SOM user guide

NEC

NEC 78GK0S/K 1+ Series Application note

Mikroe

Mikroe SEMITECH N-PLC Click Application note

Intel

Intel Agilex user guide

Cypress

Cypress CY4607 HX2VL quick start guide

DIGITAL-LOGIC

DIGITAL-LOGIC MICROSPACE manual

Texas Instruments

Texas Instruments TMS320F2837 D Series Workshop Guide and Lab Manual

CYPRES

CYPRES CY14NVSRAMKIT-001 user guide

Texas Instruments

Texas Instruments INA-DUAL-2AMP-EVM user guide

Espressif Systems

Espressif Systems ESP8266EX Programming guide

Abov

Abov AC33M8128L user manual

Laird

Laird BL654PA user guide