NXP Semiconductors LPC5411 Series Operational manual

1. General description

The LPC5411x are ARM Cortex-M4 based microcontrollers for embedded applications.

These devices include an ARM Cortex-M0+ coprocessor, up to 192 KB of on-chip SRAM,

up to 256 KB on-chip flash, full-speed USB device interface with Crystal-less operation, a

DMIC subsystem with PDM microphone interface and I2S, five general-purpose timers,

one SCTimer/PWM, one RTC/alarm timer, one 24-bit Multi-Rate Timer (MRT), a

Windowed Watchdog Timer (WWDT), eight flexible serial communication peripherals

(each of which can be a USART, SPI, or I2C interface), and one 12-bit 5.0 Msamples/sec

ADC, and a temperature sensor.

The ARM Cortex-M4 is a 32-bit core that offers system enhancements such as low power

consumption, enhanced debug features, and a high level of support block integration. The

ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with

separate local instruction and data buses as well as a third bus for peripherals, and

includes an internal prefetch unit that supports speculative branching. The ARM

Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A

hardware floating-point unit is integrated in the core.

The ARM Cortex-M0+ coprocessor is an energy-efficient and easy-to-use 32-bit core

which is code and tool-compatible with the Cortex-M4 core. The Cortex-M0+ coprocessor

offers up to 100 MHz performance with a simple instruction set and reduced code size.

2. Features and benefits

Dual processor cores: ARM Cortex-M4 and ARM Cortex-M0+. Both cores operate up

to a maximum frequency of 100 MHz.

ARM Cortex-M4 core (version r0p1):

ARM Cortex-M4 processor, running at a frequency of up to 100 MHz.

Floating Point Unit (FPU) and Memory Protection Unit (MPU).

ARM Cortex-M4 built-in Nested Vectored Interrupt Controller (NVIC).

Non-maskable Interrupt (NMI) input with a selection of sources.

Serial Wire Debug (SWD) with six instruction breakpoints, two literal comparators,

and four watch points. Includes Serial Wire Output for enhanced debug

capabilities.

System tick timer.

LPC5411x

32-bit ARM Cortex-M4/M0+ MCU; 192 KB SRAM; 256 KB flash,

Crystal-less USB operation, DMIC subsystem, Flexcomm

Interface, 32-bit counter/ timers, SCTimer/PWM, 12-bit 5.0

Msamples/sec ADC, Temperature sensor

Rev. 2.1 — 9 May 2018 Product data sheet

Product data sheet Rev. 2.1 — 9 May 2018 2 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

ARM Cortex-M0+ core

ARM Cortex-M0+ processor, running at a frequency of up to 100 MHz (uses the

same clock as Cortex-M4) with a single-cycle multiplier and a fast single-cycle I/O

port.

ARM Cortex-M0+ built-in Nested Vectored Interrupt Controller (NVIC).

Non-maskable Interrupt (NMI) input with a selection of sources.

Serial Wire Debug with four breakpoints and two watch points.

System tick timer.

On-chip memory:

Up to 256 KB on-chip flash program memory with flash accelerator and 256 byte

page erase and write.

Up to 192 KB total SRAM consisting of 160 KB contiguous main SRAM and an

additional 32 KB SRAM on the I&D buses.

ROM API support:

Flash In-Application Programming (IAP) and In-System Programming (ISP).

ROM-based USB drivers (HID, CDC, MSC, and DFU). Flash updates via USB is

supported.

Supports booting from valid user code in flash, USART, SPI, and I2C.

Legacy, Single, and Dual image boot.

Serial interfaces:

Flexcomm Interface contains eight serial peripherals. Each can be selected by

software to be a USART, SPI, or I2C interface. Two Flexcomm Interfaces also

include an I2S interface. Each Flexcomm Interface includes a FIFO that supports

USART, SPI, and I2S if supported by that Flexcomm Interface. A variety of clocking

options are available to each Flexcomm Interface and include a shared fractional

baud-rate generator.

I2C-bus interfaces support Fast-mode and Fast-mode Plus with data rates of up to

1Mbit/s and with multiple address recognition and monitor mode. Two sets of true

I2C pads also support high speed mode (3.4 Mbit/s) as a slave.

USB 2.0 full-speed device controller with on-chip PHY and dedicated DMA

controller supporting crystal-less operation in device mode using software library.

See Technical note TN00031 for more details.

Digital peripherals:

DMA controller with 20 channels and 20 programmable triggers, able to access all

memories and DMA-capable peripherals.

Up to 48 General-Purpose Input/Output (GPIO) pins. Most GPIOs have

configurable pull-up/pull-down resistors, programmable open-drain mode, and

input inverter.

GPIO registers are located on the AHB for fast access.

Up to eight GPIOs can be selected as pin interrupts (PINT), triggered by rising,

falling or both input edges.

Two GPIO grouped interrupts (GINT) enable an interrupt based on a logical

(AND/OR) combination of input states.

CRC engine.

Product data sheet Rev. 2.1 — 9 May 2018 3 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

Analog peripherals:

12-bit ADC with 12 input channels and with multiple internal and external trigger

inputs and sample rates of up to 5.0 MSamples/sec. The ADC supports two

independent conversion sequences.

Integrated temperature sensor connected to the ADC.

DMIC subsystem including a dual-channel PDM microphone interface, flexible

decimators, 16 entry FIFOs, optional DC locking, hardware voice activity detection,

and the option to stream the processed output data to I2S.

Timers:

Five 32-bit standard general purpose timers/counters, four of which support up to

four capture inputs and four compare outputs, PWM mode, and external count

input. Specific timer events can be selected to generate DMA requests. The fifth

timer does not have external pin connections and may be used for internal timing

operations.

One SCTimer/PWM with eight input and eight output functions (including capture

and match). Inputs and outputs can be routed to or from external pins and internally

to or from selected peripherals. Internally, the SCTimer/PWM supports ten

captures/matches, ten events, and ten states.

32-bit Real-time clock (RTC) with 1 s resolution running in the always-on power

domain. A timer in the RTC can be used for wake-up from all low power modes

including deep power-down, with 1 ms resolution.

Multiple-channel multi-rate 24-bit timer (MRT) for repetitive interrupt generation at

up to four programmable, fixed rates.

Windowed Watchdog Timer (WWDT).

Clock generation:

12 MHz internal Free Running Oscillator (FRO). This oscillator provides a

selectable 48 MHz or 96 MHz output, and a 12 MHz output (divided down from the

selected higher frequency) that can be used as a system clock. The FRO is

trimmed to 1 % accuracy over the entire voltage and temperature range.

External clock input for clock frequencies of up to 25 MHz.

Watchdog oscillator (WDTOSC) with a frequency range of 6 kHz to 1.5 MHz.

32.768 kHz low-power RTC oscillator.

System PLL allows CPU operation up to the maximum CPU rate without the need

for a high-frequency external clock. May be run from the internal FRO 12 MHz

output, the external clock input CLKIN, or the RTC oscillator.

Clock output function with divider.

Frequency measurement unit for measuring the frequency of any on-chip or

off-chip clock signal.

Power control:

Programmable PMU (Power Management Unit) to minimize power consumption

and to match requirements at different performance levels.

Reduced power modes: sleep, deep-sleep, and deep power-down.

Wake-up from deep-sleep modes due to activity on the USART, SPI, and I2C

peripherals when operating as slaves.

Product data sheet Rev. 2.1 — 9 May 2018 4 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

The Micro-Tick Timer running from the watchdog oscillator can be used to wake-up

the device from any reduced power modes.

Power-On Reset (POR).

Brown-Out Detect (BOD) with separate thresholds for interrupt and forced reset.

Single power supply 1.62 V to 3.6 V.

JTAG boundary scan supported.

128 bit unique device serial number for identification.

Operating temperature range 40 °C to +105 °C.

Available as WLCSP49 and LQFP64 packages.

Product data sheet Rev. 2.1 — 9 May 2018 5 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

3. Ordering information

3.1 Ordering options

4. Marking

Table 1. Ordering information

Type number Package

Name Description Version

LPC54113J256UK49 WLCSP49 wafer level chip-size package; 49 (7 x 7) bumps; 3.436 x 3.436 x 0.525 mm -

LPC54114J256UK49 WLCSP49 wafer level chip-size package; 49 (7 x 7) bumps; 3.436 x 3.436 x 0.525 mm -

LPC54113J128BD64 LQFP64 plastic low profile quad flat package; 64 leads; body 10 10 1.4 mm SOT314-2

LPC54113J256BD64 LQFP64 plastic low profile quad flat package; 64 leads; body 10 10 1.4 mm SOT314-2

LPC54114J256BD64 LQFP64 plastic low profile quad flat package; 64 leads; body 10 10 1.4 mm SOT314-2

Table 2. Ordering options

Type number Flash

in KB SRAM in KB Cortex-M4

with FPU Cortex-M0+ USB FS GPIO

SRAMX SRAM0 SRAM1 SRAM2 Total

LPC54113J256UK49 256 32 64 64 32 192 1 0 1 37

LPC54114J256UK49 256 32 64 64 32 192 1 1 1 37

LPC54113J128BD64 128 32 64 - - 96 1 0 1 48

LPC54113J256BD64 256 32 64 64 32 192 1 0 1 48

LPC54114J256BD64 256 32 64 64 32 192 1 1 1 48

Fig 1. LQFP64 package marking Fig 2. WLCSP49 package marking

Terminal 1 index area

aaa-011231

aaa-015675

Terminal 1

index area

Product data sheet Rev. 2.1 — 9 May 2018 6 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

The LPC5411x LQFP64 package has the following top-side marking:

•First line: LPC5411xJyyy

–x: 4 = dual core (M4, M0+)

–x: 3 = single core (M4)

–yyy: flash size

•Second line: BD64

•Third line: xxxxxxxxxxxx

•Fourth line: xxxyywwx[R]x

–yyww: Date code with yy = year and ww = week.

–xR = Boot code version and device revision.

The LPC5411x WLCSP49 package has the following top-side marking:

•First line: LPC5411x

–x: 4 = dual core (M4, M0+)

–x: 3 = single core (M4)

•Second line: JxxxUK49

–xxx: flash size

•Third line: xxxxxxxx

•Fourth line: xxxyyww

–yyww: Date code with yy = year and ww = week.

•Fifth line: xxxxx

•Sixth line: NXP x[R]x

–xR = Boot code version and device revision.

Table 3. Device revision table

Revision description

‘0A’ Initial device revision with boot code version 18.0.

Product data sheet Rev. 2.1 — 9 May 2018 7 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

5. Block diagram

Each Flexcomm Interface includes USART, SPI, and I2C functions. Flexcomm Interfaces 6 and 7 each also provide an I2S

function. Grey-shaded blocks indicate peripherals that provide DMA requests or are otherwise able to trigger DMA transfers

Fig 3. LPC5411x Block diagram

aaa-022099

USB FS

DEVICE

CONTROLLER

ARM

CORTEX M0+

FLASH

ACCELERATOR

FLASH

256 KB

ARM

CORTEX M4

FPU MPU

DEBUG INTERFACE

2× 32-BIT TIMER (TIMER 3, 4)

2× 32-BIT TIMER (TIMER 0, 1)

GPIO PIN INTERRUPTS

MULTILAYER AHB MATRIX

I/O CONFIGURATION

GPIO GROUP INTERRUPTS 0 AND 1

PERIPHERAL INPUT MUXES

MULTI-RATE TIMER

FREQUENCY MEASUREMENT UNIT

PMU REGISTERS

32-BIT TIMER (TIMER 2)

FLASH REGISTERS

FLEXCOMM Interfaces

5 THROUGH 7(1)

DMIC SUBSYSTEM REGISTERS

ADC: 5 Ms/s, 12 BIT, 12 ch.

TEMPERATURE SENSOR

GPIO

SCTIMER/PWM

FRACTIONAL RATE GENERATOR

SYSTEM FUNCTIONS: CLOCKING,

RESET, POWER, FLASH, ETC.

Serial Wire

Debug USB bus

JTAG

boundary scan CLKIN CLKOUT RESET

I-code

D-code

System

SYSTEM

DMA

CONTROLLER

CLOCK GENERATION,

POWER CONTROL,

AND OTHER

SYSTEM FUNCTIONS

POWER-ON-RESET

BROWNOUT DETECT

INTERNAL OSCILLATOR

SYSTEM PLL

BOOT AND DRIVER

ROM 32 KB

SRAMX

32 KB

SRAM0

64 KB

MAILBOX DMA

REGISTERS

USB

REGISTERS

ASYNC APB

BRIDGE

APB

BRIDGE 0

REAL TIME

CLOCK,

ALARM AND

WAKEUP

32.768 kHz

OSCILLATOR

WATCHDOG

OSCILLATOR

WINDOWED

WATCHDOG

MICRO TICK

TIMER

APB

BRIDGE 1

CRC

ENGINE

SRAM1

64 KB

SRAM2

32 KB

FLEXCOMM Interfaces

0 THROUGH 4(1)

Product data sheet Rev. 2.1 — 9 May 2018 8 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

6. Pinning information

6.1 Pinning

Fig 4. WLCSP49 Pin configuration

ball A1 (pin #1)

index area

7654321

aaa-015470

Product data sheet Rev. 2.1 — 9 May 2018 9 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

Fig 5. LQFP64 Pin configuration

LPC5411x

49PIO0_14 32 PIO0_1

50PIO0_15 31 PIO0_0

51PIO1_12 30 PIO1_10

52SWCLK/ PIO0_16 29 PIO1_9

53SWDIO/ PIO0_17 28 PIO1_8

54PIO1_13 27 PIO1_7

55VSS 26 PIO1_6

56VDD 25 VSS

57PIO1_14 24 VDD

58PIO0_18 23 VDDA

59PIO0_19 22 VREFP

60PIO0_20 21 VREFN

61PIO0_21 20 VSSA

62PIO1_15 19 PIO1_5

63PIO0_22 18 PIO1_4

64RESET 17 PIO1_3

1PIO0_23 48 PIO0_13

2PIO0_24 47 PIO0_12

3PIO0_25 46 PIO0_11

4PIO0_26 45 PIO0_10

5USB_DP 44 PIO0_9

6USB_DM 43 PIO0_8

7PIO1_16 42 PIO1_11

8VDD 41 PIO0_7

9VSS 40 PIO0_6

10PIO1_17 39 PIO0_5

11PIO0_29 38 PIO0_4

12PIO0_30 37 PIO0_3

13PIO0_31 36 PIO0_2

14PIO1_0 35 RTCXOUT

15PIO1_1 34 VDD

16PIO1_2 33 RTCXIN

aaa-019386

Product data sheet Rev. 2.1 — 9 May 2018 10 of 105

NXP Semiconductors LPC5411x

32-bit ARM Cortex-M4/M0+ microcontroller

6.2 Pin description

On the LPC5411x, digital pins are grouped into two ports. Each digital pin may support up

to four different digital functions and one analog function, including General Purpose I/O

(GPIO).

Table 4. Pin description

Symbol

49-pin

64-pin

Reset state [1]

Type

Description

PIO0_0 A6 31 [2] PU I/O PIO0_0 — General-purpose digital input/output pin.

Remark: In ISP mode, this pin is set to the Flexcomm Interface 0 USART RXD

function.

I/O FC0_RXD_SDA_MOSI — Flexcomm Interface 0: USART RXD, I2C SDA, SPI

MOSI.

I/O FC3_CTS_SDA_SSEL0 — Flexcomm Interface 3: USART CTS, I2C SDA, SPI

SSEL0.

ICTimer0_CAP0 — 32-bit CTimer0 capture input 0.

R — Reserved.

OSCT0_OUT3 — SCT0 output 3. PWM output 3.

PIO0_1 B6 32 [2] PU I/O PIO0_1 — General-purpose digital input/output pin.

Remark: In ISP mode, this pin is set to the Flexcomm Interface 0 USART TXD

function.

I/O FC0_TXD_SCL_MISO — Flexcomm Interface 0: USART TXD, I2C SCL, SPI MISO.

I/O FC3_RTS_SCL_SSEL1 — Flexcomm Interface 3: USART RTS, I2C SCL, SPI

SSEL1.

ICTimer0_CAP1 — 32-bit CTimer0 capture input 1.

R — Reserved.

OSCT0_OUT1 — SCT0 output 1. PWM output 1.

PIO0_2 - 36 [2] PU I/O PIO0_2 — General-purpose digital input/output pin.

I/O FC0_CTS_SDA_SSEL0 — Flexcomm Interface 0: USART CTS, I2C SDA, SPI

SSEL0.

I/O FC3_SSEL3 — Flexcomm Interface 3: SPI SSEL3.

ICTimer2_CAP1 — 32-bit CTimer2 capture input 1.

PIO0_3 - 37 [2] PU I/O PIO0_3 — General-purpose digital input/output pin.

I/O FC0_RTS_SCL_SSEL1 — Flexcomm Interface 0: USART RTS, I2C SCL, SPI

SSEL1.

I/O FC2_SSEL2 — Flexcomm Interface 2: SPI SSEL2.

OCTimer1_MAT3 — 32-bit CTimer1 match output 3.

PIO0_4 C7 38 [2] PU I/O PIO0_4 — General-purpose digital input/output pin.

Remark: The state of this pin at Reset in conjunction with PIO0_31 and PIO1_6 will

determine the boot source for the part or if ISP handler is invoked. See the Boot

Process chapter in UM10914 for more details.

I/O FC0_SCK — Flexcomm Interface 0: USART or SPI clock.

I/O FC3_SSEL2 — Flexcomm Interface 3: SPI SSEL2.

ICTimer0_CAP2 — 32-bit CTimer0 capture input 2.

Table of contents

Other NXP Semiconductors Microcontroller manuals

NXP Semiconductors

NXP Semiconductors MPC5606BK User manual

NXP Semiconductors

NXP Semiconductors SE050 Installation and operating instructions

NXP Semiconductors

NXP Semiconductors freescale K51 Series User manual

NXP Semiconductors

NXP Semiconductors SLN-VIZN3D-IOT User manual

NXP Semiconductors

NXP Semiconductors TWR-K60N512-IAR User manual

NXP Semiconductors

NXP Semiconductors SAFE ASSURE Qorivva MPC5602P User manual

NXP Semiconductors

NXP Semiconductors Freescale Xtrinsic LFSTBEB865X User manual

NXP Semiconductors

NXP Semiconductors Freescale K22 User manual

NXP Semiconductors

NXP Semiconductors A1006 User manual

NXP Semiconductors

NXP Semiconductors FRDM665SPIEVB User manual

NXP Semiconductors

NXP Semiconductors MCIMX6UL-EVK User manual

NXP Semiconductors

NXP Semiconductors MC9S12G User manual

NXP Semiconductors

NXP Semiconductors LPC1768 User manual

NXP Semiconductors

NXP Semiconductors Intrinsyc Open-X 8M User manual

NXP Semiconductors

NXP Semiconductors freescale semiconductor ColdFire MCF51CN128... User manual

NXP Semiconductors

NXP Semiconductors UM10883 User manual

NXP Semiconductors

NXP Semiconductors LPC29 Series User manual

NXP Semiconductors

NXP Semiconductors MPC5777M User manual

NXP Semiconductors

NXP Semiconductors LPC5500 Series Reference manual

NXP Semiconductors

NXP Semiconductors QN9080 User manual

NXP Semiconductors

NXP Semiconductors ColdFire MCF52235 User manual

NXP Semiconductors

NXP Semiconductors LPC2880 User manual

NXP Semiconductors

NXP Semiconductors WB10-AT i.MX 8M User manual

NXP Semiconductors

NXP Semiconductors AN11524 Installation and operating instructions

Popular Microcontroller manuals by other brands

AMS

AMS AS7261 Demo Kit user guide

Novatek

Novatek NT6861 manual

Espressif Systems

Espressif Systems ESP8266 SDK AT Instruction Set

Nuvoton

Nuvoton ISD61S00 ChipCorder Design guide

STMicrolectronics

STMicrolectronics ST7 Assembler Linker user manual

Texas Instruments

Texas Instruments Chipcon CC2420DK user manual

Lantronix

Lantronix Intrinsyc Open-Q 865XR SOM user guide

NEC

NEC 78GK0S/K 1+ Series Application note

Mikroe

Mikroe SEMITECH N-PLC Click Application note

Intel

Intel Agilex user guide

Cypress

Cypress CY4607 HX2VL quick start guide

DIGITAL-LOGIC

DIGITAL-LOGIC MICROSPACE manual

Texas Instruments

Texas Instruments TMS320F2837 D Series Workshop Guide and Lab Manual

CYPRES

CYPRES CY14NVSRAMKIT-001 user guide

Texas Instruments

Texas Instruments INA-DUAL-2AMP-EVM user guide

Espressif Systems

Espressif Systems ESP8266EX Programming guide

Abov

Abov AC33M8128L user manual

Laird

Laird BL654PA user guide