Cypress Semiconductor Perform CY62147EV30 User manual

CY62147EV30 MoBL

4-Mbit (256K x 16) Static RAM

Cypress Semiconductor Corporation • 198 Champion Court • San Jose

CA 95134-1709 • 408-943-2600

Document #: 38-05440 Rev. *G Revised March 31, 2009

Features

■

Very high speed: 45 ns

■

Temperature ranges

❐

Industrial: –40°C to +85°C

❐

Automotive-A: –40°C to +85°C

❐

Automotive-E: –40°C to +125°C

■

Wide voltage range: 2.20V to 3.60V

■

Pin compatible with CY62147DV30

■

Ultra low standby power

❐

Typical standby current: 1 μA

❐

Maximum standby current: 7 μA (Industrial)

■

Ultra low active power

❐

Typical active current: 2 mA at f = 1 MHz

■

Easy memory expansion with CE

[1]

and OE features

■

Automatic power down when deselected

■

CMOS for optimum speed and power

■

AvailableinPb-free48-ballVFBGA(single/dualCEoption)and

44-pin TSOPII packages

■

Byte power down feature

Functional Description

The CY62147EV30 is a high performance CMOS static RAM

organized as 256K words by 16 bits. This device features

advanced circuit design to provide ultra low active current. It is

ideal for providing More Battery Life™ (MoBL

) in portable appli-

cations such as cellular telephones. The device also has an

automatic power down feature that significantly reduces power

consumption when addresses are not toggling. Placing the

device into standby mode reduces power consumption by more

than 99% when deselected (CE HIGH or both BLE and BHE are

HIGH). The input and output pins (IO

through IO

) are placed

in a high impedance state when:

■

Deselected (CE HIGH)

■

Outputs are disabled (OE HIGH)

■

Both Byte High Enable and Byte Low Enable are disabled

(BHE, BLE HIGH)

■

Write operation is active (CE LOW and WE LOW)

To write to the device, take Chip Enable (CE) and Write Enable

(WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data

from IO pins (IO

through IO

) is written into the location

specified on the address pins (A

through A

). If Byte High

Enable (BHE) is LOW, then data from IO pins (IO

through IO

)

is written into the location specified on the address pins (A

through A

To read from the device, take Chip Enable (CE)

and Output

Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If

Byte Low Enable (BLE) is LOW, then data from the memory

location specified by the address pins appear on IO

to IO

. If

Byte High Enable (BHE) is LOW, then data from memory

appears on IO

to IO

. See the Truth Table on page 9 for a

complete description of read and write modes.

For best practice recommendations, refer to the Cypress

application note AN1064, SRAM System Guidelines.

256K x 16

RAM Array

–IO

ROW DECODER

COLUMN DECODER

SENSE AMPS

DATA IN DRIVERS

–IO

[1]

BHE

BLE

BHE

BLE

POWER DOWN

CIRCUIT

Logic Block Diagram

Note

1. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE

refers to the internal logical combination of CE

and

such that when CE

is LOW and CE

is HIGH, CE is LOW. For all other cases CE is HIGH.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 2 of 13

Pin Configuration

Figure 1. 48-Ball VFBGA (Single Chip Enable)

[3, 4]

Figure 2. 48-Ball VFBGA (Dual Chip Enable)

[3, 4]

Figure 3. 44-Pin TSOP II

[3]

Product Portfolio

Product Range V

Range (V) Speed

(ns)

Power Dissipation

Operating I

(mA) Standby I

SB2

(μA)

f = 1 MHz f = f

max

Min Typ

[2]

Max Typ

[2]

Max Typ

[2]

Max Typ

[2]

Max

CY62147EV30LL Ind’l/Auto-A 2.2 3.0 3.6 45 ns 2 2.5 15 20 1 7

Auto-E 2.2 3.0 3.6 55 ns 2 3 15 25 1 20

BHE

BLE

NC NC

326

BHE

BLE

NC NC

326

14 31

15 29

19 27

21 23

BHE

BLE

Notes

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V

= V

CC(typ)

, T

= 25°.

3. NC pins are not connected on the die.

4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 3 of 13

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the

device. User guidelines are not tested.

Storage Temperature ................................ –65°C to + 150°C

Ambient Temperature with

Power Applied .......................................... –55°C to + 125°C

Supply Voltage to Ground

Potential .............................–0.3V to + 3.9V (V

CCmax

+ 0.3V)

DC Voltage Applied to Outputs

in High-Z State

[5, 6]

...............–0.3V to 3.9V (V

CCmax

+ 0.3V)

DC Input Voltage

[5, 6]

............–0.3V to 3.9V (V

CCmax

+ 0.3V)

Output Current into Outputs (LOW) ............................20 mA

Static Discharge Voltage .......................................... >2001V

(MIL-STD-883, Method 3015)

Latch Up Current.....................................................>200 mA

Operating Range

Device Range Ambient

Temperature V

CC [7]

CY62147EV30LL Ind’l/Auto-A –40°C to +85°C 2.2V to

3.6V

Auto-E –40°C to +125°C

Electrical Characteristics

Over the Operating Range

Parameter Description Test Conditions 45 ns (Ind’l/Auto-A) 55 ns (Auto-E) Unit

Min Typ

[2]

Max Min Typ

[2]

Max

Output HIGH

Voltage I

= –0.1 mA 2.0 2.0 V

= –1.0 mA, V

>2.70V 2.4 2.4 V

Output LOW

Voltage I

= 0.1 mA 0.4 0.4 V

= 2.1 mA, V

= 2.70V 0.4 0.4 V

Input HIGH

Voltage V

= 2.2V to 2.7V 1.8 V

+ 0.3 1.8 V

+ 0.3 V

= 2.7V to 3.6V 2.2 V

+ 0.3 2.2 V

+ 0.3 V

Input LOW

Voltage V

= 2.2V to 2.7V –0.3 0.6 –0.3 0.6 V

= 2.7V to 3.6V –0.3 0.8 –0.3 0.8 V

Input Leakage

Current GND <V

< V

–1 +1 –4 +4 μA

Output Leakage

Current GND <V

,Output Disabled –1 +1 –4 +4 μA

Operating

Supply Current f = f

max

= 1/t

= V

CC(max)

OUT

= 0 mA

CMOS levels

15 20 15 25 mA

f = 1 MHz 2 2.5 2 3

SB1

Automatic CE

Power Down

Current —

CMOS Inputs

CE > V

– 0.2V

> V

– 0.2V, V

< 0.2V

f = f

max

(Address and Data Only),

f = 0 (OE, BHE, BLE and WE),

= 3.60V

17 120μA

SB2 [8]

Automatic CE

Power Down

Current —

CMOS Inputs

CE > V

– 0.2V

> V

– 0.2V or V

< 0.2V,

f = 0, V

= 3.60V

17 120μA

Capacitance

For all packages.

[9]

Parameter Description Test Conditions Max Unit

Input Capacitance T

= 25°C, f = 1 MHz,

= V

CC(typ)

10 pF

OUT

Output Capacitance 10 pF

Notes

5. V

IL(min)

= –2.0V for pulse durations less than 20 ns.

6. V

IH(max)

= V

+ 0.75V for pulse durations less than 20 ns.

7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V

(min) and 200 μs wait time after V

stabilization.

8. Only chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I

SB2

/ I

CCDR

spec. Other inputs can be left floating.

9. Tested initially and after any design or process changes that may affect these parameters.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 4 of 13

Thermal Resistance

[9]

Parameter Description Test Conditions VFBGA

Package TSOP II

Package Unit

Thermal Resistance

(Junction to Ambient) Still Air, soldered on a 3 × 4.5 inch, two-layer

printed circuit board 75 77 °C/W

Thermal Resistance

(Junction to Case) 10 13 °C/W

Figure 4. AC Test Load and Waveforms

Parameters 2.50V 3.0V Unit

R1 16667 1103 Ω

R2 15385 1554 Ω

8000 645 Ω

1.20 1.75 V

Data Retention Characteristics

Over the Operating Range

Parameter Description Conditions Min Typ

[2]

Max Unit

for Data Retention 1.5 V

CCDR[8]

Data Retention Current V

= 1.5V, CE > V

– 0.2V,

> V

– 0.2V or V

< 0.2V Ind’l/Auto-A 0.8 7 μA

Auto-E 12

CDR [9]

Chip Deselect to Data Retention Time 0 ns

R [10]

Operation Recovery Time t

Figure 5. Data Retention Waveform

[

, 11]

OUTPUT

30 pF

INCLUDING

JIG AND

SCOPE

GND 90%

10% 90%

10%

Rise Time = 1 V/ns Fall Time = 1 V/ns

OUTPUT V

ALL INPUT PULSES

Equivalent to: THEVENIN EQUIVALENT

CC(min)

CDR

>1.5V

DATA RETENTION MODE

CE or

BHE.BLE

Notes

10.Full device operation requires linear V

ramp from V

to V

CC(min)

> 100 μs or stable at V

CC(min)

> 100 μs.

11. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 5 of 13

Switching Characteristics

Over the Operating Range

[12, 13]

Parameter Description 45 ns (Ind’l/Auto-A) 55 ns (Auto-E) Unit

Min Max Min Max

Read Cycle

Read Cycle Time 45 55 ns

Address to Data Valid 45 55 ns

OHA

Data Hold from Address Change 10 10 ns

ACE

CE LOW to Data Valid 45 55 ns

DOE

OE LOW to Data Valid 22 25 ns

LZOE

OE LOW to LOW Z

[14]

55ns

HZOE

OE HIGH to High Z

[14, 15]

18 20 ns

LZCE

CE LOW to Low Z

[14]

10 10 ns

HZCE

CE HIGH to High Z

[14, 15]

18 20 ns

CE LOW to Power Up 0 0 ns

CE HIGH to Power Down 45 55 ns

DBE

BLE/BHE LOW to Data Valid 45 55 ns

LZBE

BLE/BHE LOW to Low Z

[14]

10 10 ns

HZBE

BLE/BHE HIGH to HIGH Z

[14, 15]

18 20 ns

Write Cycle

[16]

Write Cycle Time 45 55 ns

SCE

CE LOW to Write End 35 40 ns

Address Setup to Write End 35 40 ns

Address Hold from Write End 0 0 ns

Address Setup to Write Start 0 0 ns

PWE

WE Pulse Width 35 40 ns

BLE/BHE LOW to Write End 35 40 ns

Data Setup to Write End 25 25 ns

Data Hold from Write End 0 0 ns

HZWE

WE LOW to High-Z

[14, 15]

18 20 ns

LZWE

WE HIGH to Low-Z

[14]

10 10 ns

Notes

12.Test conditions for all parameters otherthan tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V

CC(typ)

/2, input pulse

levels of 0 to V

CC(typ)

, and output loading of the specified I

as shown in the AC Test Load and Waveforms on page 4.

13.AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

14.At any temperature and voltage condition, t

HZCE

is less than t

LZCE

, t

HZBE

is less than t

LZBE

, t

HZOE

is less than t

LZOE

, and t

HZWE

is less than t

LZWE

for any device.

15.t

HZOE

, t

HZCE

, t

HZBE

, and t

HZWE

transitions are measured when the outputs enter a high impedance state.

16.The internal write time of the memory is defined by the overlap of WE, CE

= V

, BHE, BLE, or both = V

. All signals must be active to initiate a write and any of these

signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 6 of 13

Switching Waveforms

Figure 6. Read Cycle No. 1 (Address Transition Controlled)

[17, 18]

Figure 7. Read Cycle No. 2 (OE Controlled)

[1, 18, 19]

PREVIOUS DATA VALID DATA VALID

OHA

ADDRESS

DATA OUT

50%

DATA VALID

ACE

LZBE

LZCE

HIGHIMPEDANCE

HZOE

HZCE

HZBE

LZOE

DBE

DOE

IMPEDANCE

HIGH

DATA OUT

SUPPLY

CURRENT

BHE/BLE

ADDRESS

Notes

17.The device is continuously selected. OE, CE

= V

, BHE, BLE, or both = V

18.WE is HIGH for read cycle.

19.Address valid before or similar to CE and BHE, BLE transition LOW.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 7 of 13

Figure 8. Write Cycle No. 1 (WE Controlled)

[1, 16, 20, 21]

Figure 9. Write Cycle No. 2 (CE

Controlled)

[1, 16, 20, 21]

Switching Waveforms

(continued)

PWE

HZOE

DATA

NOTE 22

SCE

DATA IO

ADDRESS

BHE/BLE

PWE

SCE

HZOE

DATA

ADDRESS

DATA IO

BHE/BLE

NOTE 22

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 8 of 13

Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW)

[1, 21]

Figure 11. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)

[1, 21]

Switching Waveforms

(continued)

DATA

LZWE

PWE

SCE

HZWE

NOTE 22

ADDRESS

DATA IO

BHE/BLE

DATA

SCE

PWE

HZWE

LZWE

NOTE 22

DATA IO

ADDRESS

BHE/BLE

Notes

20.Data I/O is high impedance if OE = V

21.If CE goes HIGH simultaneously with WE = V

, the output remains in a high impedance state.

22.During this period, the IOs are in output state. Do not apply input signals.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 9 of 13

Truth Table

[

]

WE OE BHE BLE IOs Mode Power

H X X X X High Z Deselect/Power Down Standby (I

)

L X X H H High Z Deselect/Power Down Standby (I

)

L H L L L Data Out (IO

–IO

) Read Active (I

)

L H L H L Data Out (IO

–IO

);

–IO

in High Z Read Active (I

)

L H L L H Data Out (IO

–IO

);

–IO

in High Z Read Active (I

)

L H H L L High Z Output Disabled Active (I

)

L H H H L High Z Output Disabled Active (I

)

L H H L H High Z Output Disabled Active (I

)

L L X L L Data In (IO

–IO

) Write Active (I

)

L L X H L Data In (IO

–IO

);

–IO

in High Z Write Active (I

)

L L X L H Data In (IO

–IO

);

–IO

in High Z Write Active (I

)

Ordering Information

Speed

(ns) Ordering Code Package

Diagram Package Type Operating

Range

45 CY62147EV30LL-45BVI 51-85150 48-Ball Very Fine Pitch Ball Grid Array

[23]

Industrial

CY62147EV30LL-45BVXI 51-85150 48-Ball Very Fine Pitch Ball Grid Array (Pb-Free)

[23]

CY62147EV30LL-45B2XI 51-85150 48-Ball Very Fine Pitch Ball Grid Array (Pb-Free)

[24]

CY62147EV30LL-45ZSXI 51-85087 44-Pin Thin Small Outline Package II (Pb-Free)

CY62147EV30LL-45BVXA 51-85150 48-Ball Very Fine Pitch Ball Grid Array (Pb-Free)

[23]

Automotive-A

CY62147EV30LL-45ZSXA 51-85087 44-Pin Thin Small Outline Package II (Pb-Free)

55 CY62147EV30LL-55ZSXE 51-85087 44-Pin Thin Small Outline Package II (Pb-Free) Automotive-E

Contact your local Cypress sales representative for availability of these parts.

Notes

23.This BGA package is offered with single chip enable.

24.This BGA package is offered with dual chip enable.

[+] Feedback

CY62147EV30 MoBL

Document #: 38-05440 Rev. *G Page 10 of 13

Package Diagrams

Figure 12. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150

A1 CORNER

0.75

Ø0.30±0.05(48X)

Ø0.25 M C A B

Ø0.05 M C

0.15(4X)

0.21±0.05

1.00 MAX

SEATING PLANE

0.55 MAX.

0.25 C

0.10 C

A1 CORNER

TOP VIEW BOTTOM VIEW

234

3.75

5.25

465231

6.00±0.10

8.00±0.10

6.00±0.10

1.875

2.625

0.26 MAX.

51-85150-*D

[+] Feedback

This manual suits for next models

Table of contents

Other Cypress Semiconductor Computer Hardware manuals

Cypress Semiconductor

Cypress Semiconductor Perform CY7C1370D User manual

Cypress Semiconductor

Cypress Semiconductor Perform CY7C1392CV18 User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1218H User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1266V18 User manual

Cypress Semiconductor

Cypress Semiconductor CY62158E User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1480V25 User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1350G User manual

Cypress Semiconductor

Cypress Semiconductor CYV15G0100EQ User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1316JV18 User manual

Cypress Semiconductor

Cypress Semiconductor CY14B256K User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1566V18 User manual

Cypress Semiconductor

Cypress Semiconductor Perform CY7C1354C User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1354CV25 User manual

Cypress Semiconductor

Cypress Semiconductor Perform CY7C1561V18 User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1297H User manual

Cypress Semiconductor

Cypress Semiconductor CY7C09089V User manual

Cypress Semiconductor

Cypress Semiconductor CY7C2563KV18 Quick guide

Cypress Semiconductor

Cypress Semiconductor CY7C1543V18 User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1353G User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1381D User manual

Cypress Semiconductor

Cypress Semiconductor CY7C68300C User manual

Cypress Semiconductor

Cypress Semiconductor PSoC 3 FirstTouch User manual

Cypress Semiconductor

Cypress Semiconductor CY7C1024DV33 User manual

Cypress Semiconductor

Cypress Semiconductor MoBL CY62128E User manual

Popular Computer Hardware manuals by other brands

EMC2

EMC2 VNX Series Hardware Information Guide

Panasonic

Panasonic DV0PM20105 Operation manual

Mitsubishi Electric

Mitsubishi Electric Q81BD-J61BT11 user manual

Gigabyte

Gigabyte B660M DS3H AX DDR4 user manual

Raidon

Raidon iT2300 Quick installation guide

National Instruments

National Instruments PXI-8186 user manual

Hauppauge

Hauppauge WinTV-HVR-2250 Quick installation guide

Kontron

Kontron CP6002 user guide

Manhattan

Manhattan 702843 user manual

Aphex

Aphex 230 instruction manual

AMD

AMD Phenom II Product data sheet

Intel

Intel NUC 12 Pro user guide

dbx

dbx Zone Pro 1260 user manual

Galaxy

Galaxy GHDX2-2430S-24F4D Installation and hardware reference manual

Intel

Intel AXXRMFBU4 Quick installation user's guide

Kontron

Kontron DIMM-PC/MD product manual

ST X-NUCLEO-SAFEA1B How to use

STEINWAY LYNGDORF

STEINWAY LYNGDORF SP-1 installation manual