kinetic P580 User manual

Model P580
RelayMultiplexer
User’s Manual
Copyrightby
KineticSystemsCompany,LLC
Lockport,Illinois
Allrightsreserved

Revision History
6/29/04SCKUpdatedthedocumenttoaddtheStepScannerfunctionality.Thisisimplementedasa
write‐onlyregisterlocatedat1Chex.Also,addedtheRevisionhistoryboxfortracking
changes.


Model P580 Chapter 4: Configuration and Operational Registers
Chapter 1: Understanding the P580
Overview
TheP580isadoublewidth3UPXImodulethatfunctionsasamultiplexer.TheP580incorporatestwo
independentdifferentialanalogpathsthatcanbeconnectedtoanyof34differentialsignalpaths
throughthe68positionfrontpanelmountedSCSIconnector.Also,eachpathcanberoutedtoanyof
thefourSMBfrontpanelmountedconnectors.
ThefollowingdiagramshowstheinternalarchitectureoftheP580.
Channel
Channel
Instr
u
‐
Instr
u
‐
Instr
u
‐
Instr
u
‐
Path A
Path B
Relay
Co
n‐
Sca
n
‐
To Relay
PXITri
gg
er
PXII/O

Model P580 Chapter 4: Configuration and Operational Registers
Basic Circuit Operation

Model P580 Chapter 4: Configuration and Operational Registers
Front-panel Connector Pinout

Model P580 Chapter 4: Configuration and Operational Registers
Chapter 2: Configuration and Operational Reg-
isters
Required Configuration Registers
Operational Registers
ThefollowingoperationalregistersareusedtoconfiguretheP580.Thefollowingtableshowstheregisters
andtheiroffsetsrelativetotheassignedbaseaddressinmemory.
Offset Register Access
00h Instrument Connection Register Write/Read
04h Trigger Connection Register Write/Read
08h Path A Connection Register Low Write/Read
0Ch Path A Connection Register High Write/Read
10h Path B Connection Register Low Write/Read
14h Path B Connection Register High Write/Read
18h Scanner Configuration Register Write/Read
1Ch Step Scanner Write-Only
1Ch-FFCh Reserved -
1000h Scanner Memory Location 1 Write/Read
1004h Scanner Memory Location 2 Write/Read
1008h Scanner Memory Location 3 Write/Read
100Ch Scanner Memory Location 4 Write/Read
|
1FF8h Scanner Memory Location 1023 Write/Read
1FFCh Scanner Memory Location 1024 Write/Read

Model P580 Chapter 4: Configuration and Operational Registers
Instrument Connection Register 00h
Thisread/writeregisterselectspathtowhichtheexternalinstrumentsareconnectedthroughthefront
panelmountedSMBconnectors.Thisregisterisalsousedtocontrolthegroundingofeachanalogpath.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Read/write
0 0 0 0 0 0 0 0 0 0 0 0 0 0 GND
PTHB
GND
PTHA
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 INST
SL4B
INST
SL4A
0 0 INST
SL3B
INST
SL3A 0 0
INST
SL2B
INST
SL2A 0 0
INST
SL1B
INST
SL1A
GND PTHB Bit 17
TheGroundPathBbitisusedtogroundthedifferentialpaironanalogPathB.Boththepositiveand
negativesideofthepatharegrounded.Settingthisbittoa“1”groundsthepathanda“0”removesthe
pathfromground.
GND PTHA Bit 16
TheGroundPathAbitisusedtogroundthedifferentialpaironanalogPathA.Boththepositiveand
negativesideofthepatharegrounded.Settingthisbittoa“1”groundsthepathanda“0”removesthe
pathfromground.
INST SL4B and INST SL4A Bits 13 and 12
TheInstrumentSelect4Band4Abitsareusedtocontroltheconnectionofthefrontpanelmounted
INST4SMB.ThisSMBconnectorcanremainedunconnectedtoanypath,connectedtoPathA,orcon‐
nectedtoPathB.Thebinarycombinationofthesebitsdeterminetheconnectionpathasshowninthe
followingtable.
INSTSL4BINSTSL4AConnection
00NotConnected
01ConnectedtoPathA
10ConnectedtoPathB
11ConnectedtoPathAandPathB
INST SL3B and INST SL3A Bits 9 and 8
TheInstrumentSelect3Band3Abitsareusedtocontroltheconnectionofthefrontpanelmounted
INST3SMB.ThisSMBconnectorcanremainedunconnectedtoanypath,connectedtoPathA,orcon‐
nectedtoPathB.Thebinarycombinationofthesebitsdeterminetheconnectionpathasshowninthe
followingtable.
INSTSL3BINSTSL3AConnection
00NotConnected
01ConnectedtoPathA

Model P580 Chapter 4: Configuration and Operational Registers
10ConnectedtoPathB
11ConnectedtoPathAandPathB
INST SL2B and INST SL2A Bits 5 and 4
TheInstrumentSelect2Band2Abitsareusedtocontroltheconnectionofthefrontpanelmounted
INST2SMB.ThisSMBconnectorcanremainedunconnectedtoanypath,connectedtoPathA,orcon‐
nectedtoPathB.Thebinarycombinationofthesebitsdeterminetheconnectionpathasshowninthe
followingtable.
INSTSL2BINSTSL2AConnection
00NotConnected
01ConnectedtoPathA
10ConnectedtoPathB
11ConnectedtoPathAandPathB
INST SL1B and INST SL1A Bits 1 and 0
TheInstrumentSelect1Band1Abitsareusedtocontroltheconnectionofthefrontpanelmounted
INST1SMB.ThisSMBconnectorcanremainedunconnectedtoanypath,connectedtoPathA,orcon‐
nectedtoPathB.Thebinarycombinationofthesebitsdeterminetheconnectionpathasshowninthe
followingtable.
INSTSL1BINSTSL1AConnection
00NotConnected
01ConnectedtoPathA
10ConnectedtoPathB
11ConnectedtoPathAandPathB
Trigger Connection Register 04h
Thisread/writeregisterisusedtoconfiguretheconnectionofthePXITriggersignalstoeitherPathAor
B.ThisfeatureisincludedinthismodulesothattestingofotherKSCproductthatusesthePXItrigger
linescanbeaccommodated.Whenconfiguringthetriggerlines,ensurethatthedirectionofthetrigger
signalisobserved.InputandOutputreferencestothetriggerlinesarereferredtotheP580.Inputsare
receivedbytheP580andoutputsaregeneratedbytheP580.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Read/write
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 TRGB
DIR
TRG
SL4B
TRG
SL3B
TRG
SL2B
TRG
SL1B 0 0 0
TRGA
DIR
TRG
SL4A
TRG
SL3A
TRG
SL2A
TRG
SL1A

Model P580 Chapter 4: Configuration and Operational Registers
TRGB DIR Bit 12
TheTriggerBDirectionbitisusedtospecifythedirectionofthePXItriggerlineconnectedtoPathB.
Settingthisbittoa“1”specifiesthatthetriggerlineisanoutputfromtheP580anda“0”specifiesthe
triggerlineasaninput.
TRG SL4B through TRG SL1B Bits 11-8
TheTRGSL4BthroughTRGSL1BbitsareusedtoselectthetriggerlinewhichconnectsuptoPathBof
theP580.Thebinarycombinationofthesebitsdeterminetheconnectionpathasshowninthefollowing
table.
TRGSL4B–TRGSL1BValueTriggerConnectedtoPathB
0Disabled
1PXITriggerLine0
2PXITriggerLine1
3PXITriggerLine2
4PXITriggerLine3
5PXITriggerLine4
6PXITriggerLine5
7PXITriggerLine6
8PXITriggerLine7
9PXIStarTrigger
TRGA DIR Bit 4
TheTriggerADirectionbitisusedtospecifythedirectionofthePXItriggerlineconnectedtoPathA.
Settingthisbittoa“1”specifiesthatthetriggerlineisanoutputfromtheP580anda“0”specifiesthe
triggerlineasaninput.
TRG SL4A through TRG SL1A Bits 3-0
TheTRGSL4AthroughTRGSL1AbitsareusedtoselectthetriggerlinewhichconnectsuptoPathAof
theP580.Thebinarycombinationofthesebitsdeterminetheconnectionpathasshowninthefollowing
table.
TRGSL4A–TRGSL1AValueTriggerConnectedtoPathA
0Disabled
1PXITriggerLine0
2PXITriggerLine1
3PXITriggerLine2
4PXITriggerLine3
5PXITriggerLine4
6PXITriggerLine5
7PXITriggerLine6
8PXITriggerLine7
9PXIStarTrigger
Table of contents
Popular Multiplexer manuals by other brands

ADTRAN
ADTRAN Frameport 768 Specifications

Elo TouchSystems
Elo TouchSystems E247 Operation manual

Paradyne
Paradyne Hotwire 8786 installation instructions

RFL Electronics
RFL Electronics 9508D UCC instruction manual

Miranda
Miranda AMX-101i Guide to installation and operation

ShipModul
ShipModul MiniPlex-AIX NMEA-0183 manual











